

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 1 067 603 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
10.01.2001 Bulletin 2001/02(51) Int. Cl.⁷: H01L 23/50, H01L 23/498,
H01L 23/13

(21) Application number: 00114291.8

(22) Date of filing: 04.07.2000

(84) Designated Contracting States:
 AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
 MC NL PT SE
 Designated Extension States:
 AL LT LV MK RO SI

(30) Priority: 06.07.1999 JP 19125299

(71) Applicant: SONY CORPORATION
Tokyo (JP)

(72) Inventors:
 • Takeshita, Kaneyoshi,
 SONY CORPORATION
 Tokyo (JP)
 • Yanagida, Toshiharu,
 SONY CORPORATION
 Tokyo (JP)


(74) Representative:
 MÜLLER & HOFFMANN Patentanwälte
 Innere Wiener Strasse 17
 81667 München (DE)

(54) Chip carrier

(57) A semiconductor device is characterized by mixedly mount a logic chip, an analog chip, a memory chip, etc. by stacking them while stabilizing power supply lines and ground lines of each chip. The semiconductor device has an intermediate substrate having a conductive portion and also having, on its one surface, an external connection terminal conducted to the conductive portion; and semiconductor chips each of which has connection portions, and which are mounted on

both the surfaces of the intermediate substrate. At least two of the above semiconductor chips are electrically conducted to each other via the conductive portion of the intermediate substrate. At least one of a power supply line, a ground line, and a signal line of each of the semiconductor chips is connected to the conductive portion of the intermediate substrate via two or more, conducted to each other, of the connection portions.

FIG.1



Description

BACKGROUND OF THE INVENTION

[0001] The present invention relates to a semiconductor device including a plurality of semiconductor chips mounted on a substrate, and particularly to a semiconductor device suitable for realizing the reduction in size and weight of electronic equipment and the improvement of performances of the electronic equipment.

[0002] Recently, to reduce sizes of semiconductor chips and increase the level of integration of the semiconductor chips, a technology of mixedly mounting a logic circuit, an analog circuit, and memories such as a DRAM and a flash memory on the same silicon substrate has been proposed and partially put into practical use.

[0003] The technology of mixedly mounting semiconductor chips on the same silicon substrate, however, has various technical problems caused by evolution of a process of fabricating each of the semiconductor chips.

[0004] For example, a thermal process necessary for forming a DRAM capacitor causes a problem in impairing an ultra-shallow junction profile essential for realizing a finer structure of a transistor in a logic chip, and also causes a problem in allowing boron in a gate electrode of a P-channel transistor to pass through a gate insulating film, to make a channel profile of the P-channel transistor different from a design profile, thereby degrading the current characteristics of the transistor.

[0005] An analog circuit, which interfaces with external chips such as a driver, an amplifier and sensor, requires a higher withstand voltage and a higher input range than those of an advanced CMOS, and accordingly, the analog circuit is hard to be made finer in its geometrical structure. For a semiconductor chip in which the above analog circuit is integrated with a logic LSI required to be made very finer in its geometrical structure, most of the semiconductor chip is occupied by the analog circuit hard to be reduced in its area, to reduce an economical merit obtained by mixed mounting of the analog circuit and the logic circuit.

[0006] In addition to the above technology of mixedly mounting semiconductor chips on the same silicon substrate, a technology of mixedly mounting semiconductor chips on a package level has been also positively promoted.

[0007] A so-called chip-on-chip structure including semiconductor chips simply stacked to each other is advantageous in shortening lengths of interconnections; however, it is disadvantageous in sacrificing reinforcement of power source lines and ground lines in the chips. In an ultra-high speed CPU or DSP, an excessive current flowing in a chip reduces an effective inner voltage due to resistances of a power supply line and a ground line, to thereby reduce the operational speed.

[0008] Even for a low power chip desired to realize operation at a significantly low supply voltage, the performance thereof may be significantly degraded by a slight reduction in potential due to resistances of interconnections. In particular, a chip desired to be operated at a voltage being as significantly low as 1 V or less, for example, a chip having a structure using an SOI (Si on insulator) substrate requires a very stable power supply line and a very stable ground line.

[0009] Against such a background, power supply lines and ground lines of chips have been conventionally formed from multi-level interconnections, and in recent years, a technology of forming bonding pads corresponding to a plurality of power supply lines and ground lines in chips and connecting them to interconnections formed in a substrate, thereby further stabilizing the power supply lines and ground lines of the chips has been put in practical use.

SUMMARY OF THE INVENTION

[0010] An object of the present invention is to provide a semiconductor device capable of mixedly mounting a logic chip, an analog chip, a memory chip, etc. by stacking them to each other while stabilizing power supply lines and ground lines of the chips.

[0011] To achieve the above object, according to the present invention, there is provided a semiconductor device including: an intermediate substrate having a conductive portion and also having, on its one surface, an external connection terminal conducted to the conductive portion; and semiconductor chips each having connection portions, the semiconductor chips being mounted on both the surfaces of the intermediate substrate; wherein at least two of the semiconductor chips are electrically conducted to each other via the conductive portion of the intermediate substrate; and at least one of a power supply line, a ground line, and a signal line of each of the semiconductor chips is connected to the conductive portion of the intermediate substrate via two or more, conducted to each other, of the connection portions.

[0012] With this configuration, since semiconductor chips such as a logic chip, an analog chip, a memory chip, etc. are mounted on both the surfaces of the intermediate substrate, it is possible to realize the mixed mounting of the semiconductor chips, and since at least one of the power supply line, ground line and signal line of each of the semiconductor chips thus mounted is connected to the conductive portion of the intermediate substrate via two or more, conducted to each other, of the connection portions, it is possible to stabilize the power supply lines, ground lines and signal lines of the semiconductor chips.

BRIEF DESCRIPTION OF THE DRAWINGS

[0013]

Fig. 1 is a side view showing a schematic configuration of one embodiment of a semiconductor device of the present invention;

Figs. 2A and 2B are bottom views each showing a configuration of connection portions of a semiconductor chip;

Fig. 3A is a bottom view showing connection portions of a logic chip and a conductive pattern of the connection portions, and Fig. 3B is a plan view showing the surface of an intermediate substrate; Fig. 4 is a sectional side view of an essential portion of the intermediate substrate illustrating an example of multi-level interconnections of the intermediate substrate;

Fig. 5 is a sectional side view showing a schematic configuration of another embodiment of the semiconductor device of the present invention;

Fig. 6 is a side view showing a schematic configuration of one variation of the embodiment of the semiconductor device of the present invention shown in Fig. 1;

Fig. 7 is a side view showing a schematic configuration of another variation of the embodiment of the semiconductor device of the present invention shown in Fig. 1; and

Fig. 8 is a side view showing a schematic configuration of a further variation of the embodiment of the semiconductor device of the present invention shown in Fig. 1.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0014] Hereinafter, an embodiment of a semiconductor device of the present invention will be described in detail with reference to the drawings.

[0015] Fig. 1 is a view showing one embodiment of a semiconductor device of the present invention. In this figure, reference numeral 1 designates a semiconductor device. The semiconductor device 1 is a system LSI in which an analog chip 3 and a DRAM chip 4 are mounted on one surface of an intermediate substrate 2 as shown in Fig. 2A, and a high frequency LSI chip 5 and a logic chip 6 having a structure using an SOI substrate are mounted on the other surface of the intermediate substrate 2 as shown in Fig. 2B.

[0016] These semiconductor chips 3, 4, 5 and 6 may be each fabricated in accordance with a process optimized for each device category in consideration of its performance, cost, and level of integration. To be more specific, the logic chip 6, which requires high-speed and low power consumption operation at a low voltage, may be fabricated on the basis of a scaling law by using an advanced CMOS logic process allowing

high level of integration.

[0017] The DRAM chip 4 may be fabricated by using a general purpose DRAM process capable of realizing a large capacity at the least cost.

[0018] The analog chip 3, which requires a higher withstand voltage and a higher input range in consideration of the interface relationship with peripheral chips, may be fabricated by a process which is required not to involve an advanced processing technology but to fabricate the chip at a cost lower than that of the logic chip.

[0019] The use of the semiconductor chips 3, 4, 5 and 6 fabricated in accordance with the processes optimized as described above, allows realization of a system LSI capable of keeping the performance and cost in balance.

[0020] The connection structure of the semiconductor device 1 will be more fully described below. The intermediate substrate 2 has a conductive portion configured as multi-level interconnections 7 made from copper, and each of the semiconductor chips 3, 4, 5 and 6 has connection portions 8. The semiconductor chips 3, 4, 5 and 6 are connected to both the surfaces of the intermediate substrate 2 via the connection portions 8, and further, the electrical connection between these chips, that is, the electrical connection between power supply lines, ground lines and signal lines (not shown) of the chips are performed by the multi-level interconnections 7 of the intermediate substrate 2 via the connection portions 8.

[0021] The connection portions 8 of each of the semiconductor chips 3, 4, 5 and 6 are configured by bonding pads which are disposed, on the back surface of the chip, into an array along the vertical and horizontal directions as shown in Figs. 2A and 2B. In this embodiment, these connection portions 8 are connected to the multi-level interconnections 7 of the intermediate substrate 2 by means of solder ball bumps 9 as shown in Fig. 1.

[0022] The connection portions 8 of each of the semiconductor chips 3, 4, 5 and 6 are separated into groups connected to the power supply line, ground line, and signal line of the chip, and each group of the connection portions 8 are conducted to each other in the chip. In an example of the logic chip 6 shown in Fig. 3A, a number of the connection portions 8 disposed into an array are separated into groups connected to the power supply line, ground line, and signal line. The group of the connection portions 8 connected to the power supply line are conducted to each other by means of a conductive pattern 10 formed in the silicon substrate. The group of the connection portions 8 connected to the ground line are conducted to each other by means of a conductive pattern 11 formed in the silicon substrate. The group of the connection portions 8 connected to the signal line (not shown) are conducted to each other by means of a conductive pattern (not shown) formed in the silicon substrate.

[0023] The group of the connection portions 8

formed by the bonding pads, which are conducted to each other by means of the conductive pattern 10 or 11 as described above, are generally called "an area pad", which means that the group of the connection portions 8 form one areal pad as a whole.

[0024] As shown in Fig. 3B, interconnection patterns 10a and 11a conducted to the multi-level interconnections 7 are formed on the surface of the intermediate substrate 2 in such a manner as to be matched to the conductive patterns 10 and 11 on each of which the group of the connection portions 8 are disposed, respectively. The conductive patterns 10 and 11 are conducted to the corresponding interconnection patterns 10a and 11a via the connection portions 8.

[0025] According to this embodiment, since each of the semiconductor chips 3, 4, 5 and 6 is connected to the intermediate substrate 2 by means of the connection portions 8 of the so-called area pad structure, the contact between the chip and the intermediate substrate 2 is not point-contact but nearly area-contact, to reduce the connection resistance therebetween, thereby stabilizing the power supply line, ground line, and signal line of the chip.

[0026] In general, the interconnection patterns 10a and 11a of the intermediate substrate 2 and the multi-level interconnections 7 connected thereto are sufficiently lower in resistance than the interconnections in each of the semiconductor chips 3, 4, 5 and 6. Accordingly, since the interconnections of each of the semiconductor chips 3, 4, 5, and 6 are connected to the multi-level interconnections 7 via the interconnection patterns 10a and 11a, a reduction in supply voltage of the chip due to the interconnection resistance increased by a large current applied to the interior of the chip can be significantly improved.

[0027] The power supply lines, ground lines, and signal lines of the semiconductor chips 3, 4, 5, and 6 thus electrically connected to the intermediate substrate 2 are collected via the multi-level interconnections 7 to a plurality of external connection terminals 12 provided at a peripheral portion of one surface of the intermediate substrate 2. These external connection terminals 12 are used for mounting the semiconductor device 1 to a printed wiring board 13 while being connected to wiring portions (not shown) of the printed wiring board 13. With this configuration, the power supply lines, ground lines, and signal lines of the semiconductor chips 3, 4, 5, and 6 are connected to the wiring portions of the printed wiring board 13 via the connection portions 8 of the chips, interconnection patterns 10a and 11a of the intermediate substrate 2, multi-level interconnections 7, and the external connection terminals 12, and are connected to wiring portions of electric equipment on which the printed wiring board 13 is mounted.

[0028] The configuration of the multi-level interconnections 7 will be described with reference to an example shown in Fig. 4, in which the DRAM chip 4 configured as a general purpose DRAM bare chip is

5 mounted on the upper surface of the intermediate substrate 2, and the logic chip 6 is mounted on the back surface of the intermediate substrate 2. In this example, since the connection portions 8 (interface terminals) of the DRAM chip 4 are partially deviated from the Connection portions 8 of the logic chip 6, the interconnections of these chips 4 and 6 must be connected to the interconnections of the intermediate substrate 2 in such a manner as to correct the above positional deviation 10 between both the chips 4 and 6.

[0029] 10 The multi-level interconnections 7 shown in Fig. 4 can connect the chips to each other via the interconnection patterns (not shown) formed on the surface of the intermediate substrate 2 in such a manner as to 15 enhance the degree of freedom in connection and minimize the connection lengths.

[0030] 15 Even in this example, the semiconductor chips 4 and 6 are mounted to the intermediate substrate 2 by connecting solder ball bumps 9 to the connection 20 portions 8 configured as the bonding pads.

[0031] 20 According to the semiconductor device 1 having the above configuration, since the semiconductor chips 3, 4, 5, and 6 are mounted on both the surfaces of the intermediate substrate 2, it is possible to 25 mixedly mount different semiconductor chips such as the logic chip 3, DRAM chip 4, high frequency LSI chip 5, and logic chip 6 and hence to reduce the size of the semiconductor device 1 and increase the level of integration of the semiconductor device 1.

[0032] 30 Since the power supply line, ground line, and signal line of each of the semiconductor chips 3, 4, 5 and 6 thus mounted are each connected to the multi-level interconnections 7 of the intermediate substrate 2 via a group, conducted to each other, of the connection 35 portions 8, the contact between the chip and the intermediate substrate 2 is not point-contact but nearly area-contact, to reduce the connection resistance therebetween. This makes it possible to significantly reduce a potential drop due to the resistances of the interconnections 40 of the chip, thereby stabilizing the power supply line, ground line, and signal line of the chip.

[0033] 40 To be more specific, for a conventional semiconductor chip in which a power supply line or a ground line made from copper having a thickness of 1.5 μm and a width of 100 μm is used as an interconnection on the uppermost layer, the resistance per unit interconnection length (10 mm) is 1.3 Ω , and a potential drop caused when a current of 500 mA is applied to the interconnection reaches 0.65 V. Accordingly, it is difficult to design a 45 low power LSI operable at a voltage being as small as 1 V.

[0034] 50 On the contrary, in the embodiment of the present invention shown in Fig. 1, the resistance per unit length (10 mm) of the interconnection on the intermediate substrate 2 having a thickness of 50 μm and a width of 100 μm is 36 m Ω , and a potential drop when a current of 500 mA is applied to the interconnection is suppressed at 18 mV.

[0035] The interconnection layers of the semiconductor chips are connected to the intermediate substrate 2 with a pitch of 300 μm , the maximum potential drop is about 28 mV ($0.65 \text{ V} \times 0.3 \text{ mm}/10 \text{ mm}/2 + 18 \text{ mV}$). Accordingly, since the potential drop is very smaller, it is possible to design a low power LSI operable at a voltage being as small as 1 V.

[0036] The terminal capacitance upon conventional board mounting is about 10 pF; however, the interconnection capacitance between both chips mounted on the intermediate substrate 2 becomes one-fifth the terminal capacitance, more concretely, about 2 pF per unit interconnection distance (10 mm).

[0037] The reduction in power has been achieved by mixedly mounting a DRAM; however, according to the present invention, it is possible to achieve the reduction in power comparable to that obtained in the case of mixedly mounting the DRAM by connecting a specialized logic chip 6 to a specialized DRAM chip 4 with the above low interconnection capacitance.

[0038] Since the power supply line, ground line, and signal line are each stabilized, a chip having the structure using an SOI substrate, which is mounted as the logic chip 6, can be operated at a voltage being very lower than 1 V. Further, since the capacitance of a BUS equivalent to mixed mounting of a DRAM chip can be reduced, there can be obtained a device structure expected to minimize the power consumption.

[0039] While the connection portions 8 of the semiconductor chips 3, 4, 5 and 6 are connected to the intermediate substrate 2 by means of the solder ball bumps 9 in the above embodiment, the present invention is not limited thereto. For example, the connection portions 8 may be connected to the intermediate substrate 2 by means of an anisotropic conductive film (ACF) 14 as shown in Fig. 5. The anisotropic conductive film 14 allows electric connection between the connection portions 8 and the intermediate substrate 2 by applying heat and pressure thereto. The use of the anisotropic conductive film 14 allows a region in which the connection portions 8, that is, the bonding pads are present to be made electrically conductive in the vertical direction, and also allows adjacent two of the connection portions 8 to be significantly simply separated from each other.

[0040] The conductive portion of the intermediate substrate 2 is not limited to the multi-level interconnections 7 but may be a single layer interconnection.

[0041] Figs. 6 to 8 show variations of the semiconductor device shown in Fig. 1. In the variation shown in Fig. 6, semiconductor chips 3, 4, 5, and 6 are mounted, on the flip-chip basis, on an intermediate substrate 2 and are sealed with a resin 15, to form a semiconductor device, and the semiconductor device is mounted, on the flip-chip basis, on a printed wiring board 13 positioned outside the intermediate substrate 2 by means of external connection terminals 12 provided at a peripheral portion on one surface of the intermediate substrate 2. With this structure, since the semiconductor

chips 3, 4, 5, and 6 are mounted, on the flip-chip basis, on the intermediate substrate 2 and the semiconductor device thus obtained is directly mounted, on the flip-chip basis, on the printed wiring board 13, it is possible to suppress the overall height of the semiconductor device, and hence to realize high density mounting of the semiconductor device.

[0042] The variation shown in Fig. 7 is different from that shown in Fig. 6 in that an additional substrate 16 is provided between the intermediate substrate 2 and each external connection terminal 12 for enhancing the degree of freedom in connection to an external pin. With this configuration, it is possible to increase the mechanical strength of a PKG (package), and to reduce the number of interconnection layers of the intermediate substrate 2.

[0043] The variation shown in Fig. 8 is different from that shown in Fig. 7 in that a reinforcement substrate 17 is provided between the additional substrate 16 and the external connection terminal 12 in such a manner as to cover the entire bottom surface of the intermediate substrate 2 for fixedly supporting a high frequency LSI chip 5 and a logic chip 6. With this configuration, it is possible to further enhance the mechanical strength and the reliability.

[0044] As described above, according to the semiconductor device of the present invention, since semiconductor chips are mounted on both the surfaces of the intermediate substrate, it is possible to mixedly mount different semiconductor chips such as a logic chip, an analog chip, and a memory chip and hence to reduce the size of the semiconductor device and increase the level of integration of the semiconductor device.

[0045] Since at least one of the power supply line, ground line, and signal line of each of the semiconductor chips thus mounted is connected to the conductive portion of the intermediate substrate via two or more, conducted to each other, of the connection portions, the contact between the chip and the intermediate substrate is not point-contact but nearly area-contact, to reduce the connection resistance therebetween, thereby significantly reducing a potential drop due to the resistances of the interconnections of the chip. This makes it possible to stabilize the power supply line, ground line, and signal line of the chip and hence to improve the electric characteristics of the chip.

[0046] In particular, the realization of an LSI of a device operable at an ultra-low voltage such as a device using an SOI substrate is obstructed by the fact that the mixed mounting of a DRAM is very difficult in terms of its process technology and the fact that the operation of the device at an ultra-low voltage being significantly lower than 1 V cannot be ensured due to a potential drop caused by the large-scale integration; however, according to the present invention, the mixed mounting of a DRAM and the operation of the device at a ultra-low voltage can be simultaneously realized, and therefore,

the present invention allows the device operable at an ultra-low voltage to be applied to the LSI system.

[0047] While the preferred embodiment of the present invention has been described using the specific terms, such description is for illustrative purposes only, and it is to be understood that changes and variations may be made without departing from the spirit or scope of the following claims. 5

Claims

10

1. A semiconductor device comprising:

an intermediate substrate having a conductive portion and also having, on its one surface, an external connection terminal conducted to said conductive portion; and 15

semiconductor chips each having connection portions, said semiconductor chips being mounted on both the surfaces of said intermediate substrate; 20

wherein at least two of said semiconductor chips are electrically conducted to each other via said conductive portion of said intermediate substrate; and 25

at least one of a power supply line, a ground line, and a signal line of each of said semiconductor chips is connected to said conductive portion of said intermediate substrate via two or more, conducted to each other, of said connection portions. 30

2. A semiconductor device according to claim 1, wherein said connection portions of each of said semiconductor chips are connected to said conductive portion of said intermediate substrate by means of solder ball bumps. 35

3. A semiconductor device according to claim 1, wherein said connection portions of each of said semiconductor chips are connected to said conductive portion of said intermediate substrate by means of an anisotropic conductive film. 40

4. A semiconductor device according to claim 1, wherein at least one of said semiconductor chips is a chip having a structure using an SOI substrate. 45

50

55

FIG. 1




FIG. 2A




FIG. 2B




FIG. 3A




FIG. 3B




FIG. 4




FIG. 5




FIG. 6




FIG. 7





FIG. 8



(19)



Europäisches Patentamt
European Patent Office
Offic européen des brevets



(11)

EP 1 067 603 A3

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
20.08.2003 Bulletin 2003/34

(51) Int Cl.7: H01L 23/50, H01L 23/498,
H01L 23/13

(43) Date of publication A2:
10.01.2001 Bulletin 2001/02

(21) Application number: 00114291.8

(22) Date of filing: 04.07.2000

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
Designated Extension States:
AL LT LV MK RO SI

(30) Priority: 06.07.1999 JP 19125299

(71) Applicant: SONY CORPORATION
Tokyo (JP)

(72) Inventors:
• Takeshita, Kaneyoshi, SONY CORPORATION
Tokyo (JP)
• Yanagida, Toshiharu, SONY CORPORATION
Tokyo (JP)


(74) Representative: Müller - Hoffmann & Partner
Patentanwälte,
Innere Wiener Strasse 17
81667 München (DE)

(54) Chip carrier

(57) A semiconductor device is characterized by mixedly mount a logic chip, an analog chip, a memory chip, etc. by stacking them while stabilizing power supply lines and ground lines of each chip. The semiconductor device has an intermediate substrate having a conductive portion and also having, on its one surface, an external connection terminal conducted to the conductive portion; and semiconductor chips each of which

has connection portions, and which are mounted on both the surfaces of the intermediate substrate. At least two of the above semiconductor chips are electrically conducted to each other via the conductive portion of the intermediate substrate. At least one of a power supply line, a ground line, and a signal line of each of the semiconductor chips is connected to the conductive portion of the intermediate substrate via two or more, conducted to each other, of the connection portions.

FIG.1





EUROPEAN SEARCH REPORT

Application Number
EP 00 11 4291

DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
Y	EP 0 527 044 A (IBM) 10 February 1993 (1993-02-10) * column 2, line 58 - column 3, line 47; figures 3,4 *	1-4	H01L23/50 H01L23/498 H01L23/13
Y	US 5 801 072 A (BARBER IVOR G) 1 September 1998 (1998-09-01) * column 1, line 66 - column 2, line 11; figure 3B * * column 3, line 15 - column 4, line 12; claims 7,13 *	1-4	
Y	US 5 477 082 A (BUCKLEY III FREDERICK ET AL) 19 December 1995 (1995-12-19) * column 3, line 31 - column 4, line 18; figures 3,4 *	1-4	
Y	US 5 838 072 A (LI LI-CHUN ET AL) 17 November 1998 (1998-11-17) * column 2, line 16 - line 26; figure 5 * * column 3, line 63 - column 4, line 30 *	1-4	
Y	US 5 892 275 A (MCMAHON JOHN FRANCIS) 6 April 1999 (1999-04-06) * column 1, line 33 - line 42 * * column 2, line 49 - line 65; figure 3 *	1	H01L
Y	US 5 805 424 A (PURINTON DONALD L) 8 September 1998 (1998-09-08) * column 1, line 4 - line 9 * * column 2, line 12 - line 14 * * column 3, line 28 - line 35 * * column 5, line 24 - column 6, line 6 *	3	
Y	EP 0 424 106 A (SHARP KK) 24 April 1991 (1991-04-24) * page 2, line 25 - line 30 * * page 9, line 44 - line 48 *	3	
-/-			
The present search report has been drawn up for all claims			
Place of search		Date of completion of the search	Examiner
MUNICH		5 June 2003	Neumann, A
CATEGORY OF CITED DOCUMENTS			
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document			
T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 00 11 4291

DOCUMENTS CONSIDERED TO BE RELEVANT			CLASSIFICATION OF THE APPLICATION (Int.Cl.7)						
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim							
Y	EP 0 242 303 A (DIGITAL EQUIPMENT CORP) 21 October 1987 (1987-10-21) * page 1, line 9 - line 31 * * page 4, line 8 - line 18 * ---	3							
Y	US 4 778 950 A (HU EDWARD ET AL) 18 October 1988 (1988-10-18) * column 1, line 13 - line 34 * * column 2, line 52 - line 62 * ---	3							
Y	EP 0 486 829 A (SEIKO EPSON CORP) 27 May 1992 (1992-05-27) * abstract * * column 6, line 40 - line 45 * -----	3							
			TECHNICAL FIELDS SEARCHED (Int.Cl.7)						
<p>The present search report has been drawn up for all claims</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 33%;">Place of search</td> <td style="width: 33%;">Date of completion of the search</td> <td style="width: 34%;">Examiner</td> </tr> <tr> <td>MUNICH</td> <td>5 June 2003</td> <td>Neumann, A</td> </tr> </table> <p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document</p>				Place of search	Date of completion of the search	Examiner	MUNICH	5 June 2003	Neumann, A
Place of search	Date of completion of the search	Examiner							
MUNICH	5 June 2003	Neumann, A							

ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.

EP 00 11 4291

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

05-06-2003

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
EP 0527044	A	10-02-1993	US	5252857 A	12-10-1993
			DE	69211445 D1	18-07-1996
			DE	69211445 T2	05-12-1996
			EP	0527044 A1	10-02-1993
US 5801072	A	01-09-1998	NONE		
US 5477082	A	19-12-1995	NONE		
US 5838072	A	17-11-1998	NONE		
US 5892275	A	06-04-1999	NONE		
US 5805424	A	08-09-1998	NONE		
EP 0424106	A	24-04-1991	JP	2003084 C	20-12-1995
			JP	3131089 A	04-06-1991
			JP	7038502 B	26-04-1995
			DE	69024594 D1	15-02-1996
			DE	69024594 T2	20-06-1996
			EP	0424106 A2	24-04-1991
			US	5065505 A	19-11-1991
EP 0242303	A	21-10-1987	US	4778950 A	18-10-1988
			AU	594141 B2	01-03-1990
			AU	7160087 A	22-10-1987
			CA	1277380 C	04-12-1990
			DE	3787987 D1	09-12-1993
			DE	3787987 T2	19-05-1994
			DK	195987 A	18-10-1987
			EP	0242303 A2	21-10-1987
			FI	871636 A	18-10-1987
			JP	1576991 C	24-08-1990
			JP	2000830 B	09-01-1990
			JP	63013287 A	20-01-1988
US 4778950	A	18-10-1988	US	4729166 A	08-03-1988
			AU	594141 B2	01-03-1990
			AU	7160087 A	22-10-1987
			CA	1277380 C	04-12-1990
			DE	3787987 D1	09-12-1993
			DE	3787987 T2	19-05-1994
			DK	195987 A	18-10-1987
			EP	0242303 A2	21-10-1987
			FI	871636 A	18-10-1987
			JP	1576991 C	24-08-1990

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.

EP 00 11 4291

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EPO file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

05-06-2003

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
US 4778950	A			JP 2000830 B JP 63013287 A AU 598236 B2 AU 6924987 A DE 3785619 T2 EP 0254598 A2 US 4954873 A US 5014161 A US 4754546 A	09-01-1990 20-01-1988 21-06-1990 01-09-1988 23-12-1993 27-01-1988 04-09-1990 07-05-1991 05-07-1988
EP 0486829	A	27-05-1992		JP 2876773 B2 JP 4158565 A EP 0486829 A2 SG 67296 A1 DE 69125793 D1 DE 69125793 T2 US 5376825 A	31-03-1999 01-06-1992 27-05-1992 21-09-1999 28-05-1997 18-09-1997 27-12-1994

